

Variable	Mean	SD	Min	Max
Age (years)	34.5	10.2	18	65
Gender (male/female)	15/15	0	0	30
Marital status (married/single/divorced)	10/10/0	0	0	30
Education (years)	12.5	2.1	8	16
Occupation (white/blue)	15/15	0	0	30
Income (€1000/month)	1.2	0.5	0.5	2.5
Health status (good/fair/poor)	10/10/0	0	0	30
Smoking status (smoker/non-smoker)	10/10	0	0	30
Alcohol consumption (g/day)	15	10	0	60
Exercise frequency (times/week)	2.5	1.5	0	6
Stress level (low/moderate/high)	10/10/0	0	0	30
Sleep quality (good/fair/poor)	10/10/0	0	0	30
Dietary intake (balanced/unbalanced)	15/15	0	0	30
Family size (number of children)	1.5	1.0	0	4
Work hours (hours/week)	35	5	20	40
Commuting time (minutes)	30	10	10	60
Living space (sqm)	45	15	20	80
Neighborhood safety (safe/unsafe)	15/15	0	0	30
Access to green spaces (yes/no)	15/15	0	0	30
Public transport availability (good/poor)	10/10	0	0	30
Proximity to schools (close/far)	10/10	0	0	30
Proximity to parks (close/far)	10/10	0	0	30
Proximity to shopping centers (close/far)	10/10	0	0	30
Proximity to healthcare facilities (close/far)	10/10	0	0	30
Proximity to public services (close/far)	10/10	0	0	30
Proximity to recreational areas (close/far)	10/10	0	0	30
Proximity to cultural centers (close/far)	10/10	0	0	30
Proximity to religious centers (close/far)	10/10	0	0	30
Proximity to government offices (close/far)	10/10	0	0	30
Proximity to educational institutions (close/far)	10/10	0	0	30
Proximity to business districts (close/far)	10/10	0	0	30
Proximity to industrial areas (close/far)	10/10	0	0	30
Proximity to residential areas (close/far)	10/10	0	0	30
Proximity to commercial areas (close/far)	10/10	0	0	30
Proximity to entertainment venues (close/far)	10/10	0	0	30
Proximity to sports facilities (close/far)	10/10	0	0	30
Proximity to cultural heritage sites (close/far)	10/10	0	0	30
Proximity to historical landmarks (close/far)	10/10	0	0	30
Proximity to natural beauty spots (close/far)	10/10	0	0	30
Proximity to scenic views (close/far)	10/10	0	0	30
Proximity to fresh air (close/far)	10/10	0	0	30
Proximity to clean water (close/far)	10/10	0	0	30
Proximity to green spaces (close/far)	10/10	0	0	30
Proximity to parks (close/far)	10/10	0	0	30
Proximity to gardens (close/far)	10/10	0	0	30
Proximity to forests (close/far)	10/10	0	0	30
Proximity to mountains (close/far)	10/10	0	0	30
Proximity to lakes (close/far)	10/10	0	0	30
Proximity to rivers (close/far)	10/10	0	0	30
Proximity to seas (close/far)	10/10	0	0	30
Proximity to oceans (close/far)	10/10	0	0	30
Proximity to islands (close/far)	10/10	0	0	30
Proximity to archipelagos (close/far)	10/10	0	0	30
Proximity to peninsulas (close/far)	10/10	0	0	30
Proximity to straits (close/far)	10/10	0	0	30
Proximity to gulfs (close/far)	10/10	0	0	30
Proximity to bays (close/far)	10/10	0	0	30
Proximity to fjords (close/far)	10/10	0	0	30
Proximity to canyons (close/far)	10/10	0	0	30
Proximity to valleys (close/far)	10/10	0	0	30
Proximity to plateaus (close/far)	10/10	0	0	30
Proximity to mountains (close/far)	10/10	0	0	30
Proximity to hills (close/far)	10/10	0	0	30
Proximity to ridges (close/far)	10/10	0	0	30
Proximity to peaks (close/far)	10/10	0	0	30
Proximity to summits (close/far)	10/10	0	0	30
Proximity to slopes (close/far)	10/10	0	0	30
Proximity to ridges (close/far)	10/10	0	0	30
Proximity to valleys (close/far)	10/10	0	0	30
Proximity to plateaus (close/far)	10/10	0	0	30
Proximity to mountains (close/far)	10/10	0	0	30
Proximity to hills (close/far)	10/10	0	0	30
Proximity to ridges (close/far)	10/10	0	0	30
Proximity to peaks (close/far)	10/10	0	0	30
Proximity to summits (close/far)	10/10			

INVENTORS:

ATTORNEY DOCKET NUMBER: ROC920010296US1

I hereby certify that this New Application and the documents referred to as enclosed therein are being deposited with the United States Postal Service on January 22, 2002, in an envelope marked as "Express Mail United States Postal Service", Mailing Label No. EV041916030US, addressed to: Assistant Commissioner for Patents, Box PATENT APPLICATION, Washington, D.C. 20231.

Date of signature

RESULT FORWARDING IN HIGH PERFORMANCE PROCESSORS

BACKGROUND OF THE INVENTION

Field of the Invention

[0001] The present invention generally relates to result forwarding, and more particularly to result forwarding in high-speed processors.

Description of the Related Art

[0002] In a conventional processor, the result of an execution unit (e.g., an arithmetic logic unit or ALU) or a load instruction is often written into a common register file. If a next instruction needs the result as an operand, the result is read from the common register file.

[0003] In a conventional, high performance processor, it is often beneficial to immediately use the result of an execution unit or a load instruction as a source operand for the next instruction if need be without waiting for the result to be first written into a common register file. This is called result forwarding or result bypassing. Result forwarding can substantially increase the performance of a processor.

[0004] However, to implement result forwarding, the output of each execution unit in a processor must be connected to the execution unit's own inputs and to the inputs of every other execution unit of the processor. Moreover, some instructions require up to three source operands, namely, RA, RB, and RC. As a result, each execution unit of the processor must have three operand inputs for receiving up to three operands RA, RB, and RC. The particular operand input to the execution unit is selected by a selector, which receives the output of each execution unit. Each execution unit has three selectors, one for each operand. According, if the processor has six execution units, there must be (3 operand sources) x (6 units) = 18 different forward data paths coming to each execution unit (via the respective selectors). Each forward data path requires a set of physical wires. If a second

forward cycle is needed, there must be double the number of forward data paths required above, that is, (18 forward data paths) x 2 = 36 different forward data paths coming to each execution unit. Further, the load and store pipes may be deeper than the ALU pipe, requiring more forward data paths to each execution unit. In other words, while only two ALU instructions (i.e., instructions that require the use of an ALU) may be executed simultaneously, three or more load/store instructions may be executed simultaneously and each of the load/store instructions requires a separate forward data path to the inputs of the execution units. This requires more forward data paths to each execution unit. It is very difficult to build 40 or more 64-bit forward data paths. Moreover, huge buses are required, and not all of them can be made local to be fast. Also, forwarding control logic must be controlled by control signals generated from register address comparators. These register address comparators must compare all result register numbers from two or three previous cycles to all possible source register numbers for the current cycle. The comparisons increase design complexity and greatly slow down the forwarding control logic.

[0005] Accordingly, there is a need for a method and apparatus in which result forwarding is implemented with less forward data paths coming to execution units of a processor.

SUMMARY OF THE INVENTION

[0006] In one embodiment, a method for forwarding results of a first instruction to operand inputs of an execution unit is described. The method comprises forwarding the results of the first instruction to a first operand input of the execution unit and not to a second operand input of the execution unit.

[0007] In another embodiment, a digital circuit comprises an execution unit including first and second operand inputs. The first operand input is configured to receive forwarded results of a first instruction and the second operand input is configured not to receive the forwarded results of the first instruction.

BRIEF DESCRIPTION OF THE DRAWINGS

[0008] So that the manner in which the above recited features, advantages and objects of the present invention are attained and can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to the embodiments thereof which are illustrated in the appended drawings.

[0009] It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.

[0010] Fig. 1 is a computer system 100 according to an embodiment.

[0011] Fig. 2 shows one embodiment of the register file and execution units 107 of Fig. 1.

[0012] Fig. 3 shows one embodiment for implementing result forwarding for results coming to the execution unit 210₀.

[0013] Fig. 4 shows another embodiment for implementing result forwarding for results coming to the execution unit 210₀.

[0014] Fig. 5 shows yet another embodiment for implementing result forwarding for results coming to the execution unit 210₀.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

[0015] Embodiments are provided in which result forwarding for each execution unit in a processor is implemented for only one operand input of the execution unit. If another non-implemented operand input of the execution unit needs forwarded results, the forwarded results are passed through the implemented operand input. Non-forwarded operands are passed through the non-implemented operand input.

[0016] Fig. 1 shows a computer system 100 according to an embodiment. Illustratively, the computer system 100 includes a system bus 116, at least one processor 114 coupled to the system bus 116. The processor 114 includes a digital

circuit 107 comprising a register file and execution units. The computer system 100 also includes an input device 144 coupled to system bus 116 via an input interface 146, a storage device 134 coupled to system bus 116 via a mass storage interface 132, a terminal 138 coupled to system bus 116 via a terminal interface 136, and a plurality of networked devices 142 coupled to system bus 116 via a network interface 140.

[0017] Terminal 138 is any display device such as a cathode ray tube (CRT) or a plasma screen. Terminal 138 and networked devices 142 may be desktop or PC-based computers, workstations, network terminals, or other networked computer systems. Input device 144 can be any device to give input to the computer system 100. For example, a keyboard, keypad, light pen, touch screen, button, mouse, track ball, or speech recognition unit could be used. Further, although shown separately from the input device, the terminal 138 and input device 144 could be combined. For example, a display screen with an integrated touch screen, a display with an integrated keyboard or a speech recognition unit combined with a text speech converter could be used.

[0018] Storage device 134 is DASD (Direct Access Storage Device), although it could be any other storage such as floppy disc drives or optical storage. Although storage 134 is shown as a single unit, it could be any combination of fixed and/or removable storage devices, such as fixed disc drives, floppy disc drives, tape drives, removable memory cards, or optical storage. Main memory 118 and storage device 134 could be part of one virtual address space spanning multiple primary and secondary storage devices.

[0019] The contents of main memory 118 can be loaded from and stored to the storage device 134 as processor 114 has a need for it. Main memory 118 is any memory device sufficiently large to hold the necessary programming and data structures of the invention. The main memory 118 could be one or a combination of memory devices, including random access memory (RAM), non-volatile or backup memory such as programmable or flash memory or read-only memory (ROM). The main memory 118 may be physically located in another part of the computer system 100. While main memory 118 is shown as a single entity, it should be understood

that memory 118 may in fact comprise a plurality of modules, and that main memory 118 may exist at multiple levels, from high speed registers and caches to lower speed but larger DRAM chips.

[0020] Fig. 2 shows one embodiment of the digital circuit 107 of Fig. 1. The digital circuit 107 includes, illustratively, four execution units 210₀, 210₁, 210₂, and 210₃, and a register file 240. The execution units 210₀, 210₁, 210₂, and 210₃ output first forward cycle signals RT0, RT1, RT2, and RT3, respectively. In addition, the execution units 210₀, 210₁, 210₂, and 210₃ are coupled to latches 213₀, 213₁, 213₂, and 213₃, respectively. The latches 213₀, 213₁, 213₂, and 213₃ hold second forward cycle signals RT0', RT1', RT2', and RT3' of the execution units 210₀, 210₁, 210₂, and 210₃, respectively. For purposes of simplicity, only the details of the execution unit 210₀ will be described. However, it is understood that the execution units 210₁, 210₂, and 210₃ have connections similar to those of the execution unit 210₀. The execution unit 210₀ has, illustratively, three operand inputs for receiving three operands from an RA Selector 220a, an RB Selector 220b, and an RC Selector 220c via connection lines 223, 225, and 227, respectively. A connection line may comprise a plurality of wires. The RB Selector 220b and the RC Selector 220c couple the register file 240 to the execution unit 210₀. The RA Selector 220a receives as inputs an output 244 of a Second Forward Selector 230, a plurality of first forward cycle signals RT0, RT1, RT2, RT3, LRT0, and LRT1, and an output 242 of the register file 240. The signals RT0, RT1, RT2, and RT3 of the execution units 210₀, 210₁, 210₂, and 210₃, respectively, are applied as inputs to the RA Selector 220a. The first forward cycle signals LRT0 and LRT1 are data from first and second data cache, corresponding to first and second load/store instructions, respectively. The RA Selector 220a selects and passes one of its inputs to the execution unit 210₀ via connection line 223. The Second Forward Selector 230 receives as inputs a plurality of second forward cycle signals RT0', RT1', RT2', RT3', LRT0', and LRT1'. The second forward cycle signals RT0', RT1', RT2', RT3', LRT0', and LRT1' are the second forward cycle signals of the first forward cycle signals RT0, RT1, RT2, RT3, LRT0, and LRT1, respectively.

[0021] The RB Selector 220b and the RC Selector 220c each receives as inputs

only signals from the register file 240 via connection lines 245 and 247, respectively. As a result, the number of forward data paths coming to the RA Selector 220a, RB Selector 220b, and RC Selector 220c of the execution unit 210₀ is kept low. The execution unit 210₀ generates an output RT0 to a latch 213₀ and to the RA Selectors 220 of the execution units 210. The execution units 210₁, 210₂, and 210₃ have connections similar to those of the execution unit 210₀. As a result, the total number of forward data paths in the processor is kept low.

[0022] To illustrate the operations of the digital circuit 107 of Fig. 2, assume a first instruction causes the execution unit 210₀ to add contents of a first register and a second register of the register file 240 and store a first result in a third register. The RA Selector 220a selects the output 242 of the register file 240 so that the content of the first register passes to the execution unit 210₀ via connection line 223. The RB Selector 220b passes the content of the second register of the register file 240 to the execution unit 210₀ via connection line 225. The execution unit 210₀ adds the contents of the first and second registers and generates the first result as the signal RT0. The signal RT0 is applied as an input to the RA Selector 220a. The first result is also stored in the latch 213₀. As a result, the latch 213₀ holds a copy of the first result called RT0'. The signal RT0' is applied as an input to the second Forward Selector 230.

[0023] Assume further that a second instruction immediately following the first instruction causes the execution unit 210₀ to add contents of the third register and a fourth register and store a second result in a fifth register. The latest content of the third register is the first result which is available at the inputs of the RA Selector 220a as the signal RT0. As a result, the RA Selector 220a selects and passes signal RT0 to the execution unit 210₀ via connection line 223. The RB Selector 220b passes the content of the fourth register of the register file 240 to the execution unit 210₀ via connection lines 245 and 225. The execution unit 210₀ adds the signal RT0, which is the latest value of the third register, and the content of the fourth register and generates the second result as the signal RT0. The latch 213₀ still holds the first result.

[0024] Assume further that a third instruction immediately following the second

instruction causes the execution unit 210₀ to add contents of the third register and a sixth register and store a third result in a seventh register. The latest content of the third register is the first result which is available at the inputs of the second Forward Selector 230 as the signal RT0'. As a result, the second Forward Selector 230 selects and passes the signal RT0' to the RA Selector 220a via connection line 244. The RA Selector 220a selects and passes the signal RT0' to the execution unit 210₀ via connection line 223. The RB Selector 220b passes the content of the sixth register of the register file 240 to the execution unit 210₀ via connection lines 245 and 225. The execution unit 210₀ adds the first result, which is the latest value of the third register, and the content of the sixth register and generates the third result.

[0025] In summary, the first and second results are immediately fed as inputs to the execution unit 210₀ via RA Selector 220a instead of being first written to the register file 240 and then read back from the register file 240 to the execution unit 210₀ via connection line 242. As a result, data processing is faster.

[0026] Fig. 3 shows another embodiment for implementing result forwarding for results coming to the execution unit 210₀. For illustration, assume a fourth instruction is being executed causing the execution unit 210₀ to add contents of an eighth register and a ninth register of the register file 240 and store a fourth result in a tenth register. The fourth instruction is loaded into an instruction register 310. The fourth instruction has an opcode field 310c, an RT field 310d, an RA field 310a, and an RB field 310b. The RA field 310a contains a source register code RA of the eighth register which specifies the eighth register as an operand source. The RB field 310b contains a source register code RB of the ninth register which specifies the ninth register as another operand source. The opcode field 310c contains an add instruction opcode which specifies the operation of adding the contents of the eighth and ninth registers. The RT field 310d contains the target register code RT of the tenth register which specifies the tenth register as a target register which will receive the fourth result.

[0027] The instruction register 310 is coupled to a switch 330 which receives as inputs the source register codes RA and RB of the fourth instruction contained in the instruction register 310. The switch 330 also receives as input a source register

code RC specifying an eleventh register of the register file 240 as yet another operand source. The switch 330 passes the source register codes RA, RB, and RC to the register file 240 via connection lines 350a, 350b, and 350c, not necessarily respectively. The contents of the three registers specified by the three source register codes passed on the connection lines 350a, 350b, and 350c are applied to the RA Selector 220a, RB Selector 220b, and RC Selector 220c via connection lines 242, 245, and 247, respectively. The fourth instruction needs only two operand sources: the eight and ninth registers. Therefore, the RC Selector 220c is disabled, and the execution unit 210₀ receives operands from only the RA Selector 220a and RB Selector 220b via connection lines 223 & 225, respectively.

[0028] The instruction register 310 is also coupled to a forwarding controller 320 which receives as inputs and stores the opcode of the current instruction in the instruction register 310. The forwarding controller 320 also receives as inputs and stores the source register codes RA, RB, and RC, and the target register code RT of the current instruction in the instruction register 310. The forwarding controller 320 generates as outputs control signals to the switch 330 causing the switch 330 to pass the source register codes RA, RB, and RC to the register file 240 via connection lines 350a, 350b, and 350c, not necessarily respectively. Illustratively, the forwarding controller 320 compares the source register codes RA, RB, and RC of the current instruction in the instruction register 310 with the target register codes RT of the two preceding instructions to determine whether result forwarding is needed. In the case of the fourth instruction, the forwarding controller 320 compares the source register codes RA, RB, and RC of the fourth instruction with the target register codes RT of the second and third instructions to determine whether result forwarding is needed. Because the second and third instructions use the fifth and seventh registers as their target registers, respectively, and the fourth instruction does not use the fifth or seventh register as an operand source, no result forwarding is applicable. As a result, the forwarding controller 320 causes the switch 330 to pass the source register codes RA, RB, and RC of the fourth instruction to the register file 240 via connection lines 350a, 350b, and 350c, respectively. The contents of the eight and ninth registers are applied from the register file 240 to the RA Selector 220a and RB Selector 220b via connection lines 242 and 245,

respectively.

[0029] The forwarding controller 320 also generates control signals to the RA Selector 220a causing the RA Selector 220a to pass only the content of the eighth register at the output 242 of the register file 240 to the execution unit 210₀. The RB Selector 220b passes the content of the ninth register from the connection line 245 to the execution unit 210₀ via connection line 225. The execution unit 210₀ then adds the contents of the eighth and ninth registers to generate the fourth result as the signal RT0.

[0030] Assume that a fifth instruction immediately following the fourth instruction is being executed causing the execution unit 210₀ to add contents of a twelfth register and the tenth register of the register file 240 and store a fifth result in a thirteenth register. The fifth instruction is loaded into the instruction register 310. Similar to the fourth instruction, the fifth instruction has an opcode field 310c, an RT field 310d, an RA field 310a, and an RB field 310b. The RA field 310a contains a source register code RA of the twelfth register which specifies the twelfth register as an operand source. The RB field 310b contains a source register code RB of the tenth register which specifies the tenth register as another operand source. The opcode field 310c contains an add instruction opcode which specifies the operation of adding the contents of the twelfth and tenth registers. The RT field 310d contains the target register code RT of the thirteenth register which specifies the thirteenth register as a target register which will receive the fifth result.

[0031] The forwarding controller 320 compares the source register codes RA, RB, and RC of the fifth instruction with the target register codes RT of the third and fourth instructions to determine whether result forwarding is needed. Because the fourth instruction has the tenth register as a target register and the fifth instruction also has the tenth register as a source register, result forwarding is applicable. In other words, the fourth result at the output RT0 of the execution unit 210₀ needs to be forwarded as an operand to the input of the execution unit 210₀. The forwarding controller 320 causes the switch 330 to pass the source register code RA specifying the twelfth register to the register file 240 via connection line 350b, not connection line 350a as in the case of the fourth instruction. As a result, the content of the

twelfth register passes to the execution unit 210₀ via connection line 245, the RB Selector 220b, and connection line 225. The forwarding controller 320 also causes the switch 330 to pass the source register code RB specifying the tenth register to the register file 240 via connection line 350a, not connection line 350b. The forwarding controller 320 also generates control signals to the RA Selector 220a causing the RA Selector 220a to pass only the fourth result as the input signal RT0 of the RA Selector 220a to the execution unit 210₀. The execution unit 210₀ then adds the contents of the tenth and twelfth registers to generate the fifth result.

[0032] To illustrate further the function of the forwarding controller 320 and the switch 330, assume the RA and RB fields of the fifth instruction specified the tenth and twelfth registers, respectively, instead of the twelfth and tenth registers, respectively, as described above. As a result, the forwarding controller 320 would cause the switch 330 to pass the source register codes RA and RB to the register file 240 via connection lines 350a and 350b, respectively (instead of via connection lines 350b and 350a, respectively, as described above).

[0033] Fig. 4 shows another embodiment for implementing result forwarding for results coming to the execution unit 210₀. Instructions are loaded from the memory 118 into a Forwarding Flag Generator 405. The Forwarding Flag Generator 405 compares the instructions to determine if result forwarding is possible and generates forwarding flags for controlling result forwarding. If result forwarding for an instruction is possible, the Forwarding Flag Generator 405 may also have to modify the contents of the RA field and RB field of the instruction so that the result of a preceding instruction can be forwarded through the RA Selector 220a. The instructions with their respective forwarding flags are sent from the Forwarding Flag Generator 405 to an instruction cache 407. When an instruction is executed, the instruction with its respective forwarding flags is loaded from the instruction cache 407 into an instruction register 410.

[0034] For illustration, assume the fourth and fifth instructions discussed above are to be executed in the embodiment of Fig. 4. When the fourth and fifth instructions are loaded from the memory 118 into the Forwarding Flag Generator 405, the Forwarding Flag Generator 405 compares the fourth and fifth instructions to

determine if result forwarding is possible. Because the target register code RT of the fourth instruction is identical to the source register code RB of the fifth instruction (both specify the tenth register), forwarding flags are generated for the fifth instruction reflecting this forwarding dependency. The Forwarding Flag Generator 405 also swaps the contents of the RA field and RB field of the fifth instruction so that the RA field now specifies the tenth register and the RB field specifies the twelfth register. Then the modified fifth instruction with its respective forwarding flags is loaded from the Forwarding Flag Generator 405 to the instruction cache 407. When the fifth instruction is executed, the fifth instruction with its respective forwarding flags is loaded from the instruction cache 407 to the instruction register 410.

[0035] The contents of the RA field and RB field of the fifth instruction are sent to the register file 240 via connection lines 417 and 419, respectively. The contents of the two registers specified by the two register codes passed on the connection lines 417 & 419 are applied to RA Selector 220a and RB Selector 220b via connection lines 242 & 245, respectively. As a result, the content of the twelfth register is passed from the register file 240 through connection line 245 and RB Selector 220b to the execution unit 210₀. The forwarding flags corresponding to the fifth instruction are applied to the second Forward Selector 230 and RA Selector 220a causing the RA Selector 220a to select input signal RT0 and pass it to the execution unit 210₀ via connection line 223. The input signal RT0 to the RA Selector 220a is the fourth result which is the latest value of the tenth register. The execution unit 210₀ adds the contents of the tenth and twelfth registers and generates the fifth result.

[0036] If the Forwarding Flag Generator 405 had not swapped the contents of the RA and RB fields of the fifth instruction, the content of the twelfth register would have been passed from the register file 240 to the RA Selector 220a, instead of the RB Selector 220b. However, the fourth result which is the latest value of the tenth register is also applied to the inputs of the RA Selector. As a result, it would have been impossible to provide the execution unit 210₀ both the required operands of the fifth instruction, i.e., the RT0 signal and the content of the twelfth register on connection line 242. Because the forwarding flags are generated during reloading of

the instructions to the instruction cache 407, as soon as an instruction is loaded into the instruction register 410, all control signals needed for result forwarding are available.

[0037] Fig. 5 shows another embodiment for implementing the selection of input signals coming to the second Forward Selector 230 and the RA Selector 220a of Fig. 4. In this embodiment, a Select Controller 510 is coupled to the second Forward Selector 230 and the RA Selector 220a. The Select Controller 510 receives as inputs and compares the RA field of the current instruction in the instruction register 410 and the RT field of a preceding instruction. If they are equal, result forwarding is possible. If so, the Select Controller 510 causes the RA Selector 220a to select the appropriate forwarded result to the execution unit 210₀. The second Forward Selector 230 and the RA Selector 220a still receive forwarding flags from the instruction register 410. However, if the preceding instruction is a branch instruction, it may be impossible to determine a forwarding dependency between the current instruction and an instruction preceding the branch instruction. In this case, the Select Controller 510 is required.

[0038] In summary, the number of connection lines is reduced by implementing result forwarding for only one operand input (namely, the operand input coupled to the RA Selector 220a in the embodiments described above) for each execution unit in a processor. In one embodiment, if another operand input, for instance the one coupled to RB Selector 220b, needs result forwarding, the switch 330 swaps the RA and RB fields in the current instruction. As a result, both operand sources can follow two separate paths to the execution unit. In this manner, the number of connection lines is reduced to speed up the processor and reduce delays.

[0039] While the foregoing is directed to embodiments of the present invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow.